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We report the fabrication and study of Hall bar MOSFET devices in which an overlapping-gate ar-
chitecture allows four-terminal measurements of low-density 2D electron systems, while maintaining
a high density at the ohmic contacts. Comparison with devices made using a standard single gate
show that measurements can be performed at much lower densities and higher channel resistances,
despite a reduced peak mobility. We also observe a voltage threshold shift which we attribute to
negative oxide charge, injected during electron-beam lithography processing.
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A common issue in low temperature measurements
of enhancement-mode metal-oxide-semiconductor (MOS)
field-effect transistors (FETs) in the low electron density
regime is the high contact resistance dominating the de-
vice impedance. In that case a voltage bias applied across
the source and drain contact of a Hall bar MOSFET
will mostly fall across the contacts (and not across the
channel) and therefore magnetotransport measurements
become challenging. However, from a physical point of
view, the study of MOSFET nanostructures in the low-
electron density regime involves a number of interesting
phenomena (impurity limited mobility [1], carrier inter-
actions [2, 3] and spin-dependent transport [4]) and it is
therefore important to come up with solutions that work
around the problem of a high contact resistance.
Previously, a split-gate MOSFET technique [5, 6] was
developed with submicron gaps (50-70 nm) in the gate
electrode which allowed one to maintain a high electron
density in the vicinity of the contacts regardless of its
value in the main part of the sample. This technique
has permitted reliable measurements of two-dimensional
transport at low densities in the quantum Hall regime [7].
However, a prerequisite for this technique is that the gate
oxide thickness must be larger than the gap size to ensure
that the channel is continuous under the gap. Since it is
challenging to fabricate in a reproducible manner nar-
row gaps on the nanometer scale over the full width of
a MOSFET, this technique is not suitable for the study
of MOSFET structures with very thin (∼5 nm) gate di-
electric. Moreover, the reactive ion etching process used
to create the submicron gaps in the gate metallization
could in principle reduce the device mobility.
In this Letter we present a simple device architecture
that allows measurement of a thin-oxide Hall-bar MOS-
FET for very low electron densities in the channel, where
the resistance of the contacts can be controlled electri-
cally by separate electrodes (referred to as lead gates).
The fabrication process involved, based on overlapping-
gates, has been successfully demonstrated for the fabri-
cation of tunable few-electron silicon quantum dots [8, 9]
and does not require additional processing steps like
atomic layer deposition (ALD) or polysilicon etch steps
that are known to reduce the device mobility [10].
Figure 1 shows the scanning-electron microscope
(SEM) images of the two enhancement-mode Hall bar
MOSFET device architectures studied in this work. The
first device in panel (a) is fabricated by optical lithogra-
phy (PHOTO) and has a channel dimension of 19.9 by
4.9 µm with L/W=4.06. Here a single aluminum gate
(100 nm thickness) is patterned on top of a 5 nm SiO2
gate dielectric which was grown by ultra-dry oxidation
(UDOX) using dichloroethylene (DCE). The second de-
vice has a channel dimension of 19.0 by 2.87 µm, with
L/W=6.62, and is fabricated by a two-step electron-
beam lithography (EBL) process. The electron energy
in the EBL process was 30 keV and a typical dose of 500-
600 µC/cm2 was used to expose the PMMA resist. The
”channel gate” is defined by thermal aluminum evapo-
ration (50 nm) and lift-off, followed by oxidation on a
hotplate 150◦C to form a layer of aluminum oxide, with
a thickness of a few nanometers [11]. This dielectric film
is used to electrically insulate the channel gate from a
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FIG. 1. (Color online) Scanning electron micrographs of the
MOSFET device architectures studied. (a) Photolithography
defined Hall bar with a single gate. (b) Electron-beam litho-
graphy defined Hall bar with overlapping-gate architecture.
(c) Zoom-in of panel (b) showing the area where the chan-
nel gate (green) is electrically insulated from the lead gates
(magenta) by a thin layer of aluminum oxide AlxOy.
second layer of aluminum (100 nm), which defines ”lead
gates” to independently induce high-density electron lay-
ers connecting to the ohmic contacts. To avoid leakage
(pinholes) between the two layers of aluminum the over-
lap at the contacts is kept to a minimum (about 80 nm by
2 µm). Both devices were subject to a final forming gas
anneal (FGA) to reduce the interface trap density. The
EBL device was also subject to a rapid thermal anneal
(RTA) at 1000◦C for 5 seconds directly after the UDOX
process. The oxide thickness tox and interface trap den-
sity Dit for both devices were independently measured
on in-situ grown MOS capacitors by ellipsometry and
CV-DLTS analysis [12, 13] to be tox=5.4±0.2 nm and
Dit≤1×1011 /eV/cm2 (near the conduction band edge),
respectively.
We now discuss the electrical transport characteris-
tics of the two device architectures in detail. Magne-
totransport measurements up to 8 T were performed
in a dilution refrigerator containing a superconducting
magnet with a base temperature of 20 mK, using stan-
dard 4-terminal AC lock-in techniques with an excitation
voltage of 100-200 µV at 87 Hz. Figure 2 (a) shows
that the contact resistance Rc of the Hall bar MOS-
FET with overlapping-gate geometry (EBL device) can
be controlled, by adjusting the voltage of the lead gates
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FIG. 2. (Color online) (a) Control of the contact resistance Rc
in the overlapping-gate Hall bar MOSFET (EBL fabricated
device). Here only the channel gate voltage is swept as the
voltage of the lead gates is increased stepwise from Vlg=0.6 to
1.0 V. (b) Four-terminal device resistance R4T as a function
of the lead gate voltage.
Vlg, and is approximately independent from the channel
gate voltage Vcg. The contact resistance was calculated
by Rc=1/2(R2T -
L2T
L4T
R4T ), where R2T and R4T are the
2 and 4-terminal device resistances and L2T=19.9 µm
(L4T=19.0 µm) is the length of the current trajectory
from source to drain (channel), respectively. In the EBL
device the source and drain contacts are much closer to
the voltage probes than for the PHOTO device, L2TL4T ∼ 1.
Figure 2 (b) shows the 4-terminal device resistance corre-
sponding to each trace in Fig. 2 (a), demonstrating that
R4T is independent of lead gate voltage. Even though the
channel resistance R4T varies by three orders of magni-
tude, the contact resistance is essentially independent of
the channel gate bias. For Vlg=1 V the contact resistance
is always much less than the channel resistance. This
is especially important for measurements at low carrier
densities, where interaction effects are significant [14] but
large Rc makes it hard to cool the electrons [15].
The device resistance of the two device architectures as
a function of applied channel gate voltage is compared in
Fig. 3 (a). For the PHOTO device the contact resistance
is always dominating the channel resistance (Rc  R4T ).
This is particularly evident close to threshold, where R2T
is starting to get very large (>10 MΩ), even though R4T
is only 1 MΩ. In contrast, in the EBL device, with lead-
gates set to Vlg=1 V, we are able to keep the carrier
density near the ohmic contacts high, so that Rc is al-
ways less than R2T . This enables us to measure reliably
to much larger channel resistances R4T>100 MΩ, limited
only by the input impedance of the voltage pre-amplifier
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FIG. 3. (Color online) Device resistance (a) and electron den-
sity (b) as function of (channel) gate voltage for the two device
architectures studied.
(lock-in) used. Measurements with high impedance vol-
tage preamplifiers will be carried out in the future to
probe this regime in more detail. For the calculation
of the contact resistance of the PHOTO device we used
L2T=45.3 µm and L4T=19.9 µm, so that
L2T
L4T
=2.27.
Additionally, from the Hall effect measurements it
is possible to obtain the two-dimensional electron gas
(2DEG) density n as a function of (channel) gate
voltage V(cg). From Fig. 3 (b) we can extract the
gate capacitance per area of the two Hall bar de-
vices CoxA =
0r,eff
tox,eff
=QV =e
dn
dV , where A is the channel area,
tox,eff is the effective SiO2 thickness and 0 (r,eff)
is the (effective relative) dielectric constant, respec-
tively. Since the 2DEG is formed within 10 nm of
the silicon crystal and the oxide film is only 5.4 nm
thick, we use an effective dielectric constant defined by
1/r,eff=1/r(Si)+1/r(SiO2) resulting in r,eff=2.82 us-
ing r(Si)=11.9 and r(SiO2)=3.7. For the PHOTO
device, using Cox/A=46 µF /cm
2 as obtained from
Fig. 3 (b), we extract tox,eff=5.4 nm, in excellent agree-
ment with CV-DLTS measurements [12, 13]. However,
the slope of n(V ) is noticeably different for the EBL de-
vice, despite both devices having identical SiO2 thick-
nesses. The difference in slopes (gate capacitance) in-
dicates a difference in gate dielectric between the de-
vices. Cross-sectional transmission electron microscopy
(X-TEM) studies on similar devices has shown that
the Al oxidation process, used to form the overlapping
gates, leads to an extra insulating layer of AlxOy at the
SiO2/Al interface [16]. This film has a dielectric con-
stant r(Al2O3)=11.5 (sapphire) that is more than twice
the value for SiO2. This results in a lower Cox and an
apparent thicker tox if we assume only SiO2 is present
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FIG. 4. (Color online) Mobility versus electron density. Note
that with the EBL device one can measure at much lower
densities as compared to the PHOTO device.
between the gate and the channel. From this data we
extract a sapphire thickness of tox(AlxOy) ∼2 nm, in
reasonable agreement with the previous X-TEM study.
The second key difference between the two device archi-
tectures is the large shift in threshold voltage ∆VT , as
seen in Fig. 3 (a), which we will return to shortly. By
plotting n versus V/tox we estimate that a total negative
charge of ∼1012 cm−2 is responsible for the ∼400 mV
shift in threshold voltage.
The channel mobility µ was measured as function of
electron density n and is compared between the two
types of devices in Fig. 4. The data demonstrate that
the EBL device allows precise mobility measurements at
lower 2DEG densities than possible with the PHOTO
device. In the low electron density regime the critical
density nc (where µ=0) measured on the PHOTO device
extrapolates (blue dashed line) to the same value as mea-
sured with the EBL device, nc∼4×1011/cm2. Equating
the critical density with the interface trap density [2],
this suggests that the interface trap density Dit is the
same for both device architectures, corresponding to an
average area of ∼250 nm2 per trap. In the high electron
density regime, interface roughness limits the mobility.
The larger gate voltages applied in this regime pull the
electron wavefunction closer to the Si/SiO2 interface. In
the intermediate electron density regime the peak mobi-
lity is determined by the interplay of impurity scattering
and interface roughness. In this regime we observe a
peak mobility for the PHOTO device of µ∼3800 cm2/Vs
at a density of n=2×1012/cm2 which is consistent with
previous calculations [17] and experiments [18]. In com-
parison, for the EBL device the peak mobility is sub-
stantially reduced to µ∼2700 cm2/Vs. If we assume Dit
is the same for both device types, we can only conclude
that the large shift in threshold voltage VT observed is
related to negative fixed oxide charge, arising from the
4EBL device processing. This additional charge is a pos-
sible explanation for the reduction in peak mobility for
the EBL device. Previous studies have showed that EBL
processing (even after a post-processing FGA) can cause
threshold shifts of up to ∼400 mV due to negative oxide
charge, screening the gate electrode [19]. We estimated
from Fig. 3 (b) the induced charge to be ∼1012/cm2. The
trapped charge density and threshold shift are consistent
with results of Aitken [20].
In summary, we have shown that the overlapping-gate
device architecture allows accurate mobility measure-
ments in the low electron density regime, not limited by
contact resistance. The (extrapolated) critical density,
or interface trap density, is the same for the two device
architectures. We observe a large threshold voltage shift
for the EBL device as compared to the PHOTO device.
The EBL processing reduces the peak mobility in the in-
termediate electron density regime in comparison to the
PHOTO device, possibly due to an additional scattering
mechanism. The fact that the mobility for both device
architectures in the low electron density regime is simi-
lar provides further evidence that the threshold shift is
caused by fixed oxide charge and not by interface traps.
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